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Abstract—A novel topology is proposed that interfaces between
one or multiple DC sources and a three-phase machine. The DC-
side converter consists of two half-bridges that form a specialized
converter. The half-bridges operate at a reduced voltage which
reduces inductor effort and switching losses. The resulting four
DC-link levels power two three-phase bridges that can drive
open-winding machines. The circuit is analyzed and compared to
the common three-phase-bridge with DC converter by means of
component stress and thus component effort. Finally, closed loop
control is examined, synthesized and confirmed by simulation
results.
I. INTRODUCTION
In today’s world of electric transportation, many measures
are taken to improve the cruising range and costs of hybrid or
full electric vehicles (HEV, EV). In the design process of elec-
tric vehicles, the volume and costs of individual submodules
is one of the most crucial criteria to optimize as they define
the total costs and efficiency.
[1] and [2] state cost distributions in power electronic
converters, furthermore [1] also states a volume distribution.
Regarding volume, most space is taken up by air (approx.
50%) followed by cooling and passive components (approx.
20% each). About one third of material costs fall upon semi-
conductors, followed by passives (approx. 26%) and sensors
(approx. 25%).
By system integration, the ’air’-fraction in volume can be
reduced. Examples for recent developments in this field are
double sided cooled modules (DSC modules) that shrink the
power modules size [3] and thus increase power density.
Because of the improved heat transfer, cooling effort can
also be reduced. Among others, this offers the possibility to
integrate power electronics into a wheel hub drive [4].
The second most important leverage to shrink the con-
verter’s volume are the passive components, such as DC-
link capacitances and DC-converter inductances. [5] shows
that a higher pulse frequency can lead to smaller filters and
thus passive components, which is already reachable for high
power converters when using novel semiconductor materials
such as silicon carbide (SiC). Besides pulse frequency, [5]
reduces the total converter volume (up to a certain point) by
interleaving multiple DC converters. In [6] and [7] magnetic
coupling of inductors of interleaved phases can reduce inductor
volume even further. In this contribution, the approach is also
to tackle the DC-converter inductances. Recent research [8]
has brought up another way to decrease the inductor volume
by decreasing the pulsed voltage across the inductor. Since this
is independent from the aforementioned remedies of increased
pulse frequency and interleaved DC converters, they are still
applicable additionally in the proposed topology and could
lead to an even further reduction in component size.
In the following publication, the basic idea of splitting the
DC-link and attaching DC-converters and three-phase bridges
to the partial voltages and aim of the proposed topology is
explained. A circuit analysis reveals the working principle.
Thereupon, a control scheme for all degrees of freedom is
derived. Subsequently, the topology is compared to a three-
phase bridge with boost converter, regarding component ex-
pense. Simulation results demonstrate correct operation of the
derived control scheme. A conclusion and an outlook finish
the contribution.
II. THE NOVEL CONVERTER TOPOLOGY
The novel topology is presented in fig. 1. The circuit
consists of two half-bridges that form a DC converter with
reduced voltage (TT1, TT2, TB1, TB2) and two three-phase
bridges (T11-T26). Because of the reduced working-voltage
of the DC converter, semiconductors with smaller blocking
voltage and down-scaled inductors can be used in the DC
converter stage to achieve the same current ripple as a common
three-phase bridge with boost converter.
Hence, the converter-topology is aimed to reduce the con-
verter volume. Also, if multiple sources are used, the overall
growth of the converter is less than that of a comparable three-
phase bridge with boost converter, because only smaller DC
converter ’submodules’ need to be replicated.
The proposed circuit is based on patent application [9]. The
basic concept of half-bridges that utilize a fraction of the total
DC-link voltage was issued in [8] for a battery-fed multilevel
H-bridge cell. An idea of feeding a four-level T-type converter
with this kind of DC converter is published in [10] for an
uninterruptible power supply. By attaching two three-phase-
bridges to the two inner resp. outer potentials, an open-winding
machine can be fed. With an adequate control of the three-
phase-bridges, it is possible to run the machine over the span








































Fig. 1. Schematic of the proposed topology. All mentioned voltages and currents are marked.
of the proposed topology is the reduction in size of the DC
converter. Both semiconductor and inductor volume can be
decreased, which is shown in the next section.
III. CIRCUIT ANALYSIS
The following circuit analysis is done for ideal components,
thus neglecting the parasitic resistance of both inductors and
capacitors as well as the drop voltage and switching behavior
of semiconductors. The source voltage VS needs to be in the
range of
vC2 ≤ VS ≤ vC1 + vC2 + vC3 (1)
otherwise the DC converter’s freewheeling diodes conduct.
The DC converter features 4 switching states, as shown in fig.
2. Assuming stationary operation, the DC converter’s output-
voltage is
vDC = VS (2)
so that the inductor-voltage is
vL = 0 (3)
Furthermore, if the symmetry uC1 = uC3 is assumed, vDC
is adjusted by switching between the two switching states a)
and d) from fig. 2, so that the source current id either flows
through TT1 and TB2 or TT2 and TB1.
So, the half-bridges output currents iE,x result in




iE2+ = iE2− = iE2 =
(




To get constant DC-link voltages, the DC-link capacitor
currents iCn must be zero, which means that the current
consumption iB,x of the attached three-phase-bridges must
compensate the sourced currents of the DC-converter in the
particular DC-link rails:
iBx = iEx|x=1,2 (6)
If a power PA has to be transferred from the DC source to
the machine’s terminals, then both three-phase bridges can
contribute a fraction of the total output power, so that
PA = PB1 + PB2 (7)






As the DC voltage of the three-phase bridges is known, the
DC input currents of each bridge can be expressed as
iB1 =
PB1
vC1 + vC2 + vC3
=
b · PA






(1− b) · PA
vC2
(10)
The parameter b defines the distribution of the total output-
power to the three-phase bridges. Solving (6) with (4), (5),
(8), (9) and (10) for b brings
b =
(VS − vC2) (vC1 + vC2 + vC3)




Fig. 2. Possible switching states of the primary DC converter. In stationary
and symmetric operation, only states a) and d) are used. The states b) and c)












Fig. 3. Distribution b of the total output-power to the two three-phase bridges
as a function of VS and a fixed ratio of
vC1
vC2
= 0.5 and symmetry (vC1 =
vC3). It can be seen that the power distribution is defined for the whole supply
voltage range.
Fig. 3 depicts the dependence of b on VS. This arises the
question, how the power distribution is achieved. Examining






= b · PA = b ·
3
2
Î V̂M cos(ϕ) (12)
























3-phase bridge + DC-Converter
br. 1 br. 2
Fig. 4. Maximum achievable phase voltage amplitude of the proposed
topology for varying source voltage. As a comparison, the maximum achiev-
able machine voltage of a common three-phase bridge with wye-connected
machine is shown (blue) and with additional DC converter (yellow, see fig.
11).
Similar calculation for bridge 2 leads to
V̂B2 = (1− b) · V̂M (14)
In eq. (12) PB is the power that one bridge transfers. Î and
V̂Bn are the three-phase bridge’s AC-side voltages, V̂M is
the machine’s phase voltage amplitude. It can be seen that
the power distribution can be achieved by distribution of the
wanted machine voltage to the associated three-phase bridges.
Since the particular amplitudes of the three-phase bridges
are a function of the source voltage, the maximum achievable
machine voltage amplitudes must be investigated. This is done
separately for each bridge. The maximum AC amplitude that a
three-phase bridge can create (without zero-sequence) is half
the DC-link voltage (defined phase-to-neutral). So, solving
(13) with (11) results in
b · V̂M,max = V̂B1,max
(
=









2 (VS − vC2)
(16)







2 (vC1 + vC2 + vC3 − VS)
(17)
If none of the three-phase bridges may leave their linear oper-












Fig. 4 shows the maximum achievable phase voltage am-
plitude V̂M,max as a function of the source voltage VS. As a
reference, the maximum phase voltage amplitude of a three-
phase bridge with and without DC converter is shown. By













Fig. 5. Example of the maximum achievable phase voltage amplitude for a













Fig. 6. Subcircuit of the DC converter. The converter output-voltage can be
divided in vT + vB.
adapting the DC-link voltages as a function of the source
voltage, the operating range can be flattened and expanded.
An exemplary implementation is shown in fig. 5.
IV. CONTROL ANALYSIS AND SYNTHESIS
As it can be seen in fig. 1, there are 3 DC-link capacitors
and one inductor per voltage source besides the machine.
As every of these energy storages contribute one degree of
freedom, there are overall 4 degrees of freedom: iLn, vC1,
vC2, vC3. These degrees of freedom must be controlled for
proper operation of the proposed topology, which is described
in the following paragraphs.
A. Control of the inductor current iLn
For the analysis of the inductor current control loop, the
















Fig. 7. Control path of the inductor current. The sum voltage vΣ = vT +vB
can adjust the inductor voltage. The difference voltage v∆ has no effect for
current control. The source voltage VS is a (measurable) disturbance value
that can be precontrolled.
The analysis is valid for all sources n, so that the index
is omitted for the sake of clarity. Starting from the known
relation between voltage and current of an inductor




and fig. 1, it can be seen that the inductor voltage is the
difference between the source voltage and the DC converter
output voltage
vL(t) = VS − vDC(t) (20)
The DC converter voltage vDC can be split in two voltages vT
and vB that are referenced to a virtual potential ”0” laying in
the middle of vC2, as shown in fig. 6. So every half of the DC
converter can create a separate mean voltage within a pulse
















vT and vB can be expressed in terms of sum and difference
by





(vΣ + v∆) vB =
1
2
(vΣ − v∆) (24)
The sum vΣ matches the DC converter’s output voltage
vDC, whereas the difference v∆ does not influence vDC.
Therefore vΣ can be used for current control of the source
inductances and v∆ remains for the control of another degree
of freedom. This is used in section IV-C. The resulting control
path is shown in fig. 7. Common control design strategies (e.g.
amplitude optimum) can be applied for the current controller,
as the control path is linear within its operating limits.




Fig. 8. Cascaded control scheme of the inner capacitor voltage vC2. The
subsidiary control of the inductor current can be approximated as a PT1
element. Its time constant TI is then the reciprocal of the current-control
loop crossover frequency.
B. Control of the inner capacitor voltage vC2
The inductor current always flows through the inner capac-
itor C2, independent from the particular switching state of the
DC converter. This is illustrated in fig. 2. On the contrary, the
current flowing through the outer capacitors C1 and C3 is a
function of the switching state (see also fig. 2).
This qualifies the primary DC converter to control the inner
capacitor voltage vC2. It would also be possible to control the
sum voltage vC1 + vC2 + vC3. But as the current through the
outer capacitors is a function of the DC converter’s duty cycle
(see fig. 2), the non-linearity of the circuit because of its right-
half-plane zero needs to be considered. The structure of the
derived closed loop voltage control is shown in fig. 8. Again,
the control path is linear within its operating range, so that
common design strategies can be applied as voltage controller
(e.g. symmetrical optimum).
C. Control of the outer capacitor voltage symmetry vC1−vC3
The outer capacitor voltages are controlled in terms of
symmetry and absolute value. This is advantageous, as the
DC converter still features a way of intervention by adjusting
the difference voltage v∆ which can be used for symmetry
control. The absolute capacitor voltages are finally controlled
by adequate current consumption of the three-phase bridges.
Aim of the symmetry control is to keep the difference vC1−
vC3 = 0. Assuming identical capacitances (C3 = C1), this
difference can be expressed as













iC1 − iC3 dt (26)
Replacing the capacitor currents by the duty cycles and
inductor current yields the non-linear equation












In a first step, this can be linearized around its operating point
at vC1 ≈ vC3 (symmetry)






(vT − vB) dt (28)











Fig. 9. Control scheme for symmetry control of vC1−vC3. The control path









Fig. 10. Control scheme for voltage (and thus power) distribution in α/β
(green). The power distribution b is shown in blue. Because of this feed-
forward-control, a P-controller is sufficient for keeping the capacitor voltages
at its set-points (red).
The resulting control path is shown in fig. 9. The resulting
transfer function is still non-linear but can be linearized with
its inverse function as vC1 and iL are measured values.
D. Control of the absolute outer capacitor voltages vC1 and
vC3 and machine control
As final degree of freedom, the absolute values of the outer
capacitor voltages need to be controlled. This can be achieved
by varying the current consumption of the attached three-phase
bridges. Because of the advantageous feed-forward control of
the power distribution among the bridges with factor b, the
prevailing ratios of the capacitor voltages are only minimally
disturbed. Hence, a simple P-controller is sufficient to keep
the wanted symmetry of capacitors C1 resp. C3 and C2.
The control scheme is shown in fig. 10. The voltage space-
vector u∗αβ of an common overlaid vector control is weighted
with b resp. 1 − b which results in the voltage space-vectors
for both the three-phase bridges. Since b was derived to fulfill
eq. (6), no deviation in the DC-link voltages should appear.





Fig. 11. Common three-phase bridge with attached boost-converter as
reference topology.
V. COMPARISON OF THE COMPONENT EXPENSE TO A
THREE-PHASE BRIDGE WITH BOOST CONVERTER
Since it is one of the most common power converters, a
three-phase bridge with attached DC converter (fig. 11) serves
as a reference for comparison (below indexed ’ref’). This
reference is chosen because of the identical functionality, such
as the possibility to attach multiple sources and a constant
maximum phase voltage amplitude. The three-phase bridge has
the ability to generate a zero-sequence voltage, so that a higher
modulation depth can be achieved. The proposed topology
is feeding an open-winding machine, so a zero-sequence in
voltage leads to an (unwanted) zero-sequence in current. Thus,
the machine’s absolute phase voltage must be considered.
Moreover, equal sources and machines for both topolo-
gies are assumed. First, the DC-link voltage constraints are
compared, followed by the estimation of the inductor and
semiconductor volumes. The section is concluded by the
calculation of the capacitor volume.
If the source voltage ranges from VS,min to VS,max, the
maximum DC-link voltage of the three-phase bridge can reach
VS,max. As a result, the boost converter’s output-voltage (fig.
11) is a function of the DC-link voltage:
vDC,ref ∼ VC = VS,max (30)
Because of eq. (1), the DC-link voltages for the proposed
topology are chosen to vC2 = VS,min and vC1 + vC2 + vC3 =
VS,max. This results in the proportionality
vDC,novel ∼ VS,max − VS,min (31)
Following [11], the volume VolL of an inductor is a function
of its stored energy and thus proportional to its value of
inductance
VolL ∼ L0.77 (32)
It should be noted that [5] and [6] state a linear dependence
between stored energy and volume of an inductor. So the use of
the exponent 0.77 from [11] depicts an worse case. Generally
spoken, the inductance is a function of the available voltage




Aiming for equal current ripple for both topologies, the














The DC converter’s transistors also shrink in size, as
their breakdown voltage Vbr is reduced from VS,max to
VS,max−VS,min
2 . [11] states a dependency for IGBT volume
VolTr vs. breakdown voltage Vbr as
VolTr ∼ V 1.8br (35)
Keeping in mind that the number of switches is doubled, the



















Depending on the particular implementation, it might benefical
to use MOSFETs here. If so, [11] states that semiconductor
volume is additionally increased by factor 2.5.
In the same way, the change in semiconductor volume of
the AC side can be estimated. The number of semiconductors










At last, the capacitor expense needs to be considered.
Following [11], the volume of an electrolytic capacitor VolC is
a function of the working voltage VC and RMS current IC,rms:
VolC ∼ (VC)1.5 · (IC,rms)1 (38)
[13] derives the DC-link capacitor’s RMS current stress
of a three-phase bridge. In the reference topology, the two
RMS currents of both the boost converter and the three-
phase bridge additively superimpose [13, app. A], so that
IC,rms,ref = Iboost,rms + Ibridge,rms (worst-case scenario). In
the proposed topology, the outer capacitors are also stressed



















The inner capacitor is stressed by 2 · Ibridge,rms but only by
a neglectable amount of RMS current from the DC converter
(because of buck-converter behaviour, see fig. 2), so that the





























For a source voltage range of VS,maxVS,min =
2
1 , the achievable
changes in component volume are shown in table I.
TABLE I





Component Reference Topology Proposed Topology
Inductor 100 % 59 %
Capacitors 100 % 95.7 %
DC converter semicond. 100 % 16 %
AC converter semicond. 100 % 129 %
The results in table I show the change in component effort.
First, the inductor volume is significantly reduced. This is
caused by the smaller pulsed voltage across the inductor, which
is one of the main characteristics of the proposed topology.
Known optimizations from state-of-the-art DC-converters, like
multiple interleaved phases and higher pulse frequency can
still be applied, as these are independent from the particular
topology. So these optimizations can reduce the total inductor-
volume even further.
The total DC-link capacitor volume stays nearly unchanged.
With optimized pulse patterns on the DC- and AC-side,
capacitor current shaping could be achieved to reduce the
capacitor RMS-current and thus the total capacitor volume.
At first sight, the aforementioned reduction in passive com-
ponent effort seems to happen at the expense of semiconductor
effort.
But, as both DC and AC converter have to transfer about the
same amount of power, the semiconductor volume should be
considered in sum per topology. Hence, the reference topology
virtually has a component expense of 200%, compared to
145% of the proposed topology. This means that the total
semiconductor effort is reduced to about 72.5%.
VI. SIMULATION RESULTS
A simulation was conducted to validate the proposed circuit
analysis and control scheme. The source voltage is assumed to
stay constant, an open-winding induction motor is simulated
as machine. The rotational speed is also assumed constant.
Dimensioning of the passive components, set-point values and
machine parameters of its T-equivalent circuit are listed in ta-
ble II. Both inductor-current and capacitor-voltage controllers
are designed as symmetric optimized controllers. The machine
currents are controlled by a direct field oriented control (direct
FOC) as it is e.g. described in [12, ch. 13]. Because of the
open-winding configuration of the machine, a zero current
controller must be added. Otherwise, an uncontrolled zero
sequence in current can occur.
The result of a load step in machine torque is shown in
fig. 12. The step in output-power is not fed back to the DC-
converter controller. So for the DC-link voltage controller,
the step depicts a disturbance value. By feed-forwarding the
output-power, the DC-link voltage transient could be further
improved.
TABLE II
PARAMETERS USED FOR SIMULATION
Parameter Value Explanation
fS 8 kHz Semiconductor Switching Frequency
L 800 µH DC converter inductance
C1, C3 450 µF outer DC-link capacitors
C2 300 µF inner DC-link capacitor
VS1 300 V source voltage
V ∗C1 = V
∗
C3 110 V DC-link setpoint voltage
V ∗C2 160 V DC-link setpoint voltage
Lm 70 mH magnetizing inductance
LSσ 2 mH stator leakage inductance
RS 0.4 Ω stator resistance
L′Rσ 2 mH rotor leakage inductance
R′R 0.8 Ω rotor resistance
VII. CONCLUSION AND OUTLOOK
In this publication, a novel converter topology is introduced.
It is designated to drive a three-phase machine from one or
multiple sources. The component effort of the needed DC
converters and its inductors to couple various DC sources
can be reduced by decreasing its switching voltage. A circuit
analysis was done to prove the working principle of the
topology as well as its present limitations. A basic estimation
of component expense was done in comparison to the com-
mon three-phase bridge. Finally, a closed loop control was
synthesized and simulation results were given. Future work
will include more in-depth control analysis, determination of





































Fig. 12. Simulation results for a load step from 1 Nm to 3 Nm at t = 16 ms, resulting in a q-current step from 4.9 A to 14.7 A. The first plot shows the
machine’s phase-voltages, the second plot the phase-currents. The third plot shows the DC-link voltages and indicates the function of the synthesized control
scheme. The fourth plot shows the inductor current of the DC converter.
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